You are here: CSP API Reference > 1 EXS & SwitchKit API Messages > Loop Timing Configure 0x004A

Loop Timing Configure 0x004A

SwitchKit Name

LoopTimingConfig

Type

EXS API and SwitchKit API message

Description

Loop Timing Configure 0x004A

This message sets or clears loop timing sources.

NOTE: This message not supported on the DS3 card because it is not intended to be a loop timing source.

Sent by

Host

Example Message (Socket Log Output in SwitchKit)

In the following socket log output/example message, the host clears loop timing on Slot 01, Physical Span 01:

00 0D 00 4A 00 00 FF 00 01 13 02 01 01 01 02

SwitchKit Code

Configuration

LoopTimingConfig

Node = integer,

Slot = integer,

Offset = integer,

Type = integer,

Action = integer);

C Structure

typedef struct {

UBYTE Slot;

UBYTE Offset;

UBYTE Type;

UBYTE Action;

} XL_LoopTimingConfig;

C++ Class

class XLC_LoopTimingConfig : public XLC_SlotMessage {

public:

UBYTE getSlot() const;

void setSlot(UBYTE x);

UBYTE getOffset() const;

void setOffset(UBYTE x);

UBYTE getType() const;

void setType(UBYTE x);

UBYTE getAction() const;

void setAction(UBYTE x);

};

EXS API Hex Format

MESSAGE | RESPONSE
Byte | Field Description | Byte | Field Description
0 | Frame (0xFE) | 0 | Frame (0xFE)
1, 2 | Length (0x00NN) | 1, 2 | Length (0x0007)
3, 4 | Message Type (0x004A) | 3, 4 | Message Type (0x004A)
5 | Reserved (0x00) | 5 | Reserved (0x00)
6 | Sequence Number | 6 | Same Sequence Number
7 | Logical Node ID | 7 | Logical Node ID
: | AIB Address Method 0x00 - Individual AEs | 8, 9 | Status (MSB, LSB)
Number of AEs to follow
AE 0x13 Physical Span
: | Loop Timing Type 0x01 Primary 0x02 Secondary
: | Action 0x01 Set Loop Timing 0x02 Clear Loop Timing
: | Checksum | 10 | Checksum

A computer, attached to the Excel platform through an RS-232 or Ethernet link, from which you run the telecommunications application that controls the Excel platform.
Range of channels provided by T1 or E1 transmission service. A physical span is a group of channels taking up a single physical wire. A logical span is a group of channels taking up less than a single logical wire, or carried over more than one physical wire.
A group of data bits in a specific format, with a flag at each end to indicate the beginning and the end of the frame.
See Address Information Block.
Most Significant Bit
Least Significant Bit